This paper presents results on the characterization of Lateral Asymmetric Channel (LAC) thin film silicon-oninsulator (SO0 MOSFETs. These devices are compared with conventional SO1 MOSFETs having uniform channel doping. The measurements have been taken for a number of channel lengths, silicon film thicknesses, and tilt angles of implantation. The aspects studied include threshold voltage roll-off, kink effect, gate induced drain leakage (GIDL) and parasitic bipolar transistor action.
Introduction
Silicon-on-Insulator (SOI) MOSFET devices have recently attracted great interest. These devices offer various advantages, including reduced short-channel effects, better radiation performance, and immunity to latch-up [l] . SO1 technology has shown great potential for low-voltage and low-power applications and may become a mainstream CMOS technology [2, 3] .
Despite improved short channel performance compared to bulk MOSFETs. SO1 MOSFETs do show performance degradation when the devices are scaled down, and attempts must be made to ameliorate the short-channel effects (SCE). Symmetric halo implantations are widely used in bulk MOSFETs to improve SCE [4, 5] . Recently, asymmetric channel implantation at the source end has been introduced for bulk [6] as well as SO1 MOSFETs [7, 8] to adjust the threshold voltage and improve the device SCE and HCE. These MOSFETs with lateral asymmetric channels (LAC) show excellent output characteristics, with low DIBL, and are therefore potential candidates for sub-100 nm SO1 MOSFETs.
In this work, we report experimental results on variation of threshold voltage for SO1 LAC MOSFETs for various channel lengths, tilt angles and silicon film thicknesses. We also discuss the effect of LAC doping on the kink effect in the output characteristics, gate induced drain leakage (GIDL) currents, and parasitic bipolar transistor action.
Fabrication
Both conventional (CON) and LAC SO1 MOSFETs were fabricated on the same wafer, so that their performance could be compared fairly. The threshold voltage (V, ) adjust implant for the CON MOSFETs is done before the gate oxidation, whereas the asymmetric implant for the LAC devices is done uffer gate formation, at three different tilt angles of 7' . 10" and 15". The thickness of the gate oxide was 4 nm. The poly-Si gate dimension was defined by E-beam lithography. The nchannel MOSFETs had channel lengths varying from 0.1 pm to 10 pm. The Si film had thicknesses of 35.50 and 65 nm. A two-step titanium silicidation process with Ge pre-amorphization was used to control the silicide depth and reduce the contact resistance [7] .
: Fig. 1 shows the typical structure of an LAC SO1 nMOSFET. Fig. 2 is the T-SUPREM simulated doping profile along the channel for a 0.1pm and 0.5 pm device, showing the asymmetric doping along the channel, with heavy doping near the source, and much lighter doping near the drain. MOSFET 5nm below the interface Typical characteristics of the SO1 MOSFETs are excellent. Fig. 3 compares the output characteristics for CON and LAC devices having channel lengths of 0.16 pm and silicon film thickness, TSOI = 65 nm. The LAC devices show excellent output characteristics, with low DIBL, almost no kink, slightly higher currents at low drain voltages, and a higher breakdown voltage. A reason for the higher breakdown is that the peak fields in the LAC MOSFET (near the drain) are lower than in the CON MOSFET. The heavy doping near the source absorbs a higher potential drop, with the result that electric fields near the drain are lower. This is seen in Fig. 4 , which shows the simulated lateral elechic field for the CON and LAC for 0.12 pm devices using the device simulator Medici [9]. The lower value of peak electric field near the drain also helps to improve the hotcarrier immunity of LAC MOSFETs [10,111.
Threshold Voltage of Conventional and LAC Devices
The threshold voltage V, is one of the most important device parameters for a MOSFET. It determines both the ON drive current and the OFF leakage current, and needs to be carefully controlled. As MOSFETs are scaled down, V, varies because of short-channel effects, which may include also the reverse short channel effect [12] . Attempts have been made in CMOS technology to keep V, roll-off to a minimum [13] . In this section, we describe the measurement and simulation of threshold voltage roll-off for a variety of tilt angles and silicon film thicknesses for both CON and LAC SO1 MOSFETs. (Fig. 7) , and is seen consistently for various film thicknesses and tilt angles. For example, Fig. 8 shows the V, roll-off for a LAC device having TSOI = 65 nm and tilt angle = 10". Increasing the tilt angle enhances the inverse roll-off effect. Simulated results for varying tilt angle, keeping everything else the same, are shown in Fig. 9 . It is clear that using tilt angles less than about 14O ensures a relatively flat V, versus channel length plot.
The reason for the inverse V, roll-off in the case of the LAC devices can be seen by comparing the simulated doping profiles of 0.lpm and 0 . S p devices (Fig. 2) . In the former case, the heavy p' doping has penetrated through channel region, leading to a heavier doping throughout the channel region, and hence an increase in the threshold voltage V,. It can also be observed from Fig. 10 that the LAC device shows a lower DIBL than the conventional device, as seen by the reduced slopes in saturation, as noted elsewhere also [7] . This is due to heavy doping near the source, which shields the sourcechannel injection barrier against variation in the drain voltage. Note also in Fig. 10 that despite the mild kink, the breakdown of the LAC is considerably delayed compared to the conventional device. This is in spite of the fact that the floating body effect is known to reduce breakdown voltage by kicking in the parasitic bipolar transistor [l] . One possible reason, as stated earlier, is that the peak field (near the drain) in the LAC device is lower than the peak field in the CON device, because of the increased field near the source, as shown in Fig. 4 . Another reason is discussed in the next section.
Gate Induced Drain Leakage and Parasitic Bipolar Transistor Action
Gate induced drain leakage (GIDL) occurs in many MOSFETs, both bulk and SOI. It is due to high leakage currents produced by band-to-band tunneling in the silicon near the drain junction [14, 15] . GIDL results in large leakage currents flowing for high V,, values, that is, when V, is large and positive, and V, is negative.
SO1 devices have a parasitic bipolar junction transistor @BJT)
. This pBJT can produce many problems, including premature breakdown of the transistor [16] .
current gain p of the pBJT, such as introduction of SiGe source [17] . In this study, we have used the GIDL current technique [18] to compare the p of pBJT for CON and LAC devices. When V, is 0 V or negative, and in presence of high transverse field, e-h pairs are generated in the G-D overlap region. The electrons are collected by the drain while the holes move towards the body. This is the GIDL current. These accumulated holes can forward bias the source (emitter) -body (base) junction. The resultant GIDL current, as measured at the drain, is the original GIDL current, further amplified by the pBJT. 
-
LAC SO1 devices show no 01 moderate kinks. The absence or presence of the kink is determined by the film thickness (which determines whether the SO1 is partially or fully depleted), as well as the implant near the source, and the effective field at the drain end.
The LAC devices also show lower p for the parasitic bipolar transistor, compared to the conventional devices. This is probably one of the reasons why the LAC SO1 MOSFETs have a higher breakdown voltage than the conventional devices.
In summary, the LAC SO1 MOSFETs show excellent characteristics, and are potential candidates for future deca-nanometer scale CMOS technologies. 
Conclusions
The detailed characterization of CON and LAC SO1
MOSFETs have revealed several advantages of the asymmetric doping. These include lower DIBL, higher breakdown voltages, slightly higher drive currents, and relatively flat V, roll-off characteristics.
The threshold voltage measurements and analysis show that tilted implants used to produce the LAC devices, introduce an inverse roll-off (roll-up) for short channel lengths (less than about 0.2 p). This counters the traditional SCE rolldown, and can be effectively used to obtain relatively constant threshold voltages, if p r o p tilt angles and implant doses are used. The V, measurements have been validated against Medici
